Reconfigurable Computing: Architectures, Tools and Applications [E-Book] : 9th International Symposium, ARC 2013, Los Angeles, CA, USA, March 25-27, 2013. Proceedings / edited by Philip Brisk, José Gabriel Figueiredo Coutinho, Pedro C. Diniz.
This book constitutes the thoroughly refereed conference proceedings of the 9th International Symposium on Reconfigurable Computing: Architectures, Tools and Applications, ARC 2013, held in Los Angeles, CA, USA, in March 2013. The 28 revised papers presented, consisting of 20 full papers and 11 post...
Saved in:
Full text |
|
Personal Name(s): | Brisk, Philip. |
Figueiredo Coutinho, José Gabriel. / Diniz, Pedro C. | |
Imprint: |
Berlin, Heidelberg :
Springer,
2013
|
Physical Description: |
XVI, 238 p. 104 illus. digital. |
Note: |
englisch Printed edition: 9783642368110 |
ISBN: |
9783642368127 |
DOI: |
10.1007/978-3-642-36812-7 |
Series Title: |
/* Depending on the record driver, $field may either be an array with
"name" and "number" keys or a flat string containing only the series
name. We should account for both cases to maximize compatibility. */?>
Lecture notes in computer science ;
7806 |
Subject (LOC): |
- Heterogeneous Reconfigurable System for Adaptive Particle Filters in Real-Time Applications
- Hardware Acceleration of Genetic Sequence Alignment
- An FPGA Acceleration for the Kd-tree Search in Photon Mapping
- SEU Resilience of DES, AES in SRAM-based FPGA
- An Architecture for IPv6 Lookup Using Parallel Index Generation Units
- Hardware Index to Set Partition Converter
- Teaching SoC Using Video Games to Improve Student Engagement
- Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-based Custom Computing
- Hardware Acceleration of Matrix Multiplication Over Small Prime Finite Fields
- Flexible Design of a Modular Simultaneous Exponentiation Core for Embedded Platforms
- Architecture for Transparent Binary Acceleration of Loops with Memory Accesses
- Parametric Optimization of Reconfigurable Designs using Machine Learning
- Fast Template-based Heterogeneous MPSoC Synthesis on FPGA
- Hierarchical and Multiple Switching NoC with Floorplan based Adaptability
- Performance Analysis And Optimization of High Density Tree-Based 3D Multilevel FPGA.