This title appears in the Scientific Report :
2013
Please use the identifier:
http://dx.doi.org/10.1109/NSSMIC.2009.5402304 in citations.
Digital architecture of the new ATLAS pixel chip FE-I4
Digital architecture of the new ATLAS pixel chip FE-I4
With the high hit rate foreseen for the innermost layers at an upgraded LHC, the current ATLAS Front-End pixel chip FE-I3 would start being inefficient. The main source of inefficiency comes from the copying mechanism of the pixel hits from the pixel array to the end of column buffers. A new ATLAS p...
Saved in:
Personal Name(s): | Hemperek, T. (Corresponding author) |
---|---|
Arutinov, D. / Barbero, M. / Beccherle, R. / Darbo, G. / Dube, S. / Elledge, D. / Fougeron, D. / Garcia-Sciveres, M. / Gnani, D. / Gromov, V. / Karagounis, M. / Kluit, R. / Kruth, A. / Mekkaoui, A. / Menouni, M. / Schipper, J. D. / Wermes, N. | |
Contributing Institute: |
Zentralinstitut für Elektronik; ZEA-2 |
Imprint: |
IEEE
2009
|
Physical Description: |
791 - 796 |
DOI: |
10.1109/NSSMIC.2009.5402304 |
Conference: | 2009 IEEE Nuclear Science Symposium and Medical Imaging Conference, Orlando, FL (USA), 2009-10-24 - 2009-11-01 |
Document Type: |
Contribution to a conference proceedings |
Research Program: |
ohne Topic |
Publikationsportal JuSER |
With the high hit rate foreseen for the innermost layers at an upgraded LHC, the current ATLAS Front-End pixel chip FE-I3 would start being inefficient. The main source of inefficiency comes from the copying mechanism of the pixel hits from the pixel array to the end of column buffers. A new ATLAS pixel chip FE-I4 is being developed in a 130 nm technology for use both in the framework of the Insertable B-Layer (IBL) project and for the outer layers of Super-LHC. FE-I4 is made of 80Ã336 pixels and features a reduced pixel size of 50Ã250 ¿m2. In the current design, a new digital architecture is introduced in which hit memories are distributed across the entire pixel array and the pixels organized in regions. In this paper, the digital architecture of FE-I4 is presented as well as the complete data flow. |